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Resum 
 
L’objectiu d’aquest TFC és dissenyar un amplificador classe D per aplicacions 
d’àudio (de 20Hz fins a 20KHz) amb una potència de sortida al voltant de 5-10 
watts. 
 
Mitjançant l’electrònica analògica es dissenyarà totes les etapes que 
implementen i satisfan els requisits d’un amplificador classe D amb resultats 
teòrics contrastats amb experimentals. 
 
Els amplificadors classe D es caracteritzen per l’alta eficiència que tenen, per 
damunt d’un 90%, això es deu al baix consum del circuit mentre que pot 
generar una alta corrent a la sortida. La manera que s’utilitza per donar una 
alta potència a la sortida amb un rendiment tan alt és mitjançant la utilització 
d’almenys 2 MOSFETS que contínuament estan treballant entre saturació i tall. 
 
Degut a l’eficiència dels amplificadors classe D, les bateries del dispositius 
tenen una vida més llarga i permeten que els dispositius no es calentin gaire. 
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Overview 
 
 
The aim of this TFC is to design a class D amplifier for audio applications (from 
the 20Hz up to the 20KHz) with an output power around 5-10 watts. 
 
The design of all the stages of a class D amplifier will be implemented only with 
analog electronics. The theoretical results will be contrasted with the 
experimental results. 
 
The class D amplifiers are characterized by the high efficiency that they 
provide which is higher than 90%, this is due to the low consumption of the 
circuit while it can generates a high output current. The way used in order to 
provide this high output power and the high efficiency is through at least 2 
MOSFETS working continuously between saturation and cut. 
 
The efficiency of class D amplifiers increases the life of the devices and 
decreases the temperature of them. 
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INTRODUCTION 
 
One of the problems of electronic systems is the power consumption. A high 
power consumption in the circuit means no efficiency between the source and 
the load. If the efficiency of all the circuits could be improved, the need of high 
batteries would disappear or they could last longer.  
 
The use of class D amplifiers makes possible that audio devices or systems 
with higher bandwidth could consume less power for amplifying signals since 
efficiency higher than 90% is achieved for audio systems. 
 
In this project is seen a modulation that isn’t taught in the studies, the Pulse 
Width Modulation (PWM). This modulation is the combination of the input signal 
plus the commutation frequency. This modulation is the main achievement for 
driving the MOSFETS between ON and OFF states thus there is no overlap of 
voltage and current in the switches so there is no power dissipation by the 
circuit.  
 
In the next chapters a deeper analysis of the signals, modulation, power 
dissipated and efficiency will be described. 
 
The project is split in 4 sections mainly: 
 
The first section includes the information needed to understand what a class D 
amplifier is, its characteristics and a comparison of other class of amplifiers. 
 
In the second section there is described theoretically how to build the different 
stages of the amplifier, taking into account the datasheet characteristics of the 
different devices used, the mathematical expressions and the steps followed in 
the laboratory.  
 
In the third section there are shown the input and output waveforms taken in the 
oscilloscope for the different stages of the circuit, for different input signals and 
comparing their pros and cons using the FFT and time graphics. 
 
The fourth section includes a picture of the whole circuit built in a protoboard, 
the total power dissipated by the circuit, its efficiency and the total power this 
amplifier can deliver to a specific load of a determinate resistance. 
 
This TFC has been developed in the lab 225 of the EPSC laboratory. The 
hardware used has been provided by the TSC laboratory and the Technical 
Department of EPSC, and the software used has been: Proteus (for simulating 
the performance of the circuit) and PCAD2002 (for building the board of one 
device of the circuit).  
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CHAPTER 1. CLASS D AMPLIFER 
 
1.1 What is a Class D Amplifier? 
 
A class D amplifier is one in which the output transistors are operated as switches. 
When a transistor is off, the current through it is zero. When it is on, the voltage across 
it is small, ideally zero. In each case, the power dissipation is very low because there is 
no overlap of current and voltage. 
 
 
 
Fig. 1.1 Current and voltage waveforms in the switches 
 
 
This increases the efficiency, thus requiring less power from the power supply and 
smaller heat sinks for the amplifier. These are important advantages in portable 
battery-powered equipment. The “D” in class D is sometimes said to stand for 
“digital.” This is not correct because the operation of the class D amplifier is 
based on analog principles. There is no digital coding of the signal although 
Class D amplifiers take on many different forms, some can have digital inputs 
and some can have analog inputs. Here we will focus on the type which have 
analog inputs. 
 
A class D amplifier can be built of many different ways, the most common way 
is:  
 
Fig. 1.2 Block diagram of a class D amplifier 
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In a class D amplifier we have the input signal which is an audio signal with a 
range frequency between 20Hz and 20KHz. This signal is compared with a 
triangle signal which frequency and amplitude should be greater than ten times 
the audio signal for frequency and 1.3 times for amplitude. This triangle signal is 
also called; commutation signal or nyquist signal. 
 
This two signals are driven to a comparator. When the triangle signal is greater 
than the audio signal the output is +Vcc when the audio signal is greater than 
the triangle signal the output is –Vcc (or GND). In the below picture; the audio 
signal (red) is compared with the triangle signal (green) and the pulse width 
modulated signal (blue) is the result of the comparison. This is a new kind of 
modulation that isn’t seen in the academic courses. 
 
 
 
Fig. 1.3 Typical waveforms 
 
 
Once the PWM (pulse width modulation) signal is created this carries both 
frequencies signals (audio plus triangle and harmonics) and works as a digital 
signal for the input of the power stage. The output of the power stage is a PWM 
signal too but with higher power. 
 
The amount of power delivered to the load depends on the internal resistance of 
the MOSFETs , the load resistance and the amount of power this can dissipate. 
High efficiency is achieved due to the cut off and saturation states in the 
MOSFETs, since there is no moment where any of the transistors reach the 
linear zone. 
 
After the power stage and before the load, it is recommended to put a low pass 
filter to remove the commutation frequency and its harmonics for retrieving the 
audio signal. 
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Fig. 1.4 Circuit waveforms 
 
 
1.1.1 Class D amplifier topologies 
 
Similar to conventional Class AB amplifiers, Class D amplifiers can be 
categorized into two topologies, half-bridge and full-bridge configurations. Each 
topology has pros and cons. A half-bridge is potentially simpler, while a full-
bridge is better in audio performance. The full-bridge topology requires two half-
bridge amplifiers, and thus, more components. However, the differential output 
structure of the bridge topology can cancel even the order of harmonic distortion 
components and DC offsets, as in Class AB amplifiers.  
 
In the half-bridge topology, the power supply might suffer from the energy being 
pumped back from the amplifier, resulting in severe bus voltage fluctuations 
when the amplifier outputs low frequency audio signals to the load. 
 
 
 
 
 
 
 
 
 
 
Fig. 1.5 Two common topologies for Class D amplifier 
 
 
Complementary switching legs in the full-bridge tend to consume energy from 
the other side of the leg, so there is no energy being pumped back towards the 
power supply. 
 
Fortunately the problem of Bus voltage fluctuations (or energy being pumped 
back  to the power supply) only occurs below frequencies to the 100Hz  for the 
topology built in this project (half bridge topology). This occurs mainly because 
of the restriction that the PSRR (Power Supply Rejection Ratio) must be of 0 dB 
(see chapter 1.2). In case that we would want to eliminate the bus voltage 
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fluctuations below frequencies of 100 Hz in a half bridge configuration a 
feedback network should be placed from the output of the half bridge. 
 
 
∆V max =  
V
8 · π · f · R · C
 
   (1.1) 
 
 
1.1.2 Causes of imperfection in the output waveform 
 
 
 
Fig. 1.6 Major cause of degradation 
 
 
An ideal Class D amplifying stage has no distortion and no noise generation in 
the audible band, along with providing 100% efficiency. However  practical 
Class D amplifiers have imperfections that generate distortions and noise. The 
imperfections are caused by the distorted switching waveform being generated 
by the Class D stage. The causes are:  
 
1. Nonlinearity in the PWM signal from modulator to switching stage due 
to limited resolution and/or jitter in timing.  
 
2. Timing errors added by the gate drivers, such as dead-time, ton/toff, 
and tr/tf.  
 
3. Unwanted characteristics in the switching devices, such as finite ON 
resistance, finite switching speed or body diode characteristics.  
 
4. Parasitic components that cause ringing on transient edges. 
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5. Power supply voltage fluctuations due to its finite output impedance 
and reactive power flowing through the DC bus. 
 
6. Non-linearity in the output LPF. In general, switching timing error in a 
gate signal is the primary cause of the nonlinearity. The timing error due 
to dead-time in particular has the most significant contribution of 
nonlinearity in a Class D stage. A small amount of deadtime in the tens of 
nanoseconds can easily generate more than 1% of THD (Total Harmonic 
Distortion). Accurate switching timing is always a primary concern. 
 
Some of these causes of imperfection will be described properly in the following 
chapters. 
 
 
1.1.3 Differences between CMCD and VMCD 
 
Voltage Mode Class D amplifiers (VMCD) suffer from a number of problems that 
make them difficult to realize, especially at high frequencies. First, the 
availability of suitable devices for the upper switch is limited. Secondly, device 
parasitic such as drain-source capacitance and lead inductance result in 
 
 
 
          (1.2) 
 
 
losses in each cycle. If realized, (they are common at low RF and audio 
frequencies) Class-D amplifiers theoretically can reach 100% efficiency, as 
there is no period during a cycle where the voltage and current waveforms 
overlap. 
 
The CMCD amplifier uses two switches and a single tank circuit. The key 
advantage of the CMCD versus a Voltage Mode Class-D (VMCD) is that the 
device capacitance is absorbed into the tank circuit. The discharge effects 
resulting in lower efficiency are thus cancelled, leaving far less (but still existent) 
significant lead inductance as the sole source of loss. At high frequencies, the 
resistive loss of the transistor is present, though it is swamped by the losses 
attributed to capacitive or inductive loss. 
 
The CMCD has performance benefits in terms of either maximum frequency of 
operation, maximum power output, or transistor utilization. For a given 
transistor, CMCD produces more power than any other design (equal for the 
case voltage mode class D). 
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Fig. 1.7 CMCD Structures 
 
 
 
Fig. 1.8 CMCD waveforms in the switches 
 
 
The maximum usable frequency of the CMCD is much higher than for Class E, 
given the same transistor. As the frequency of operation, bandwidth, and power 
requirements continue to expand, it is clear that new methods of power 
amplification are necessary. The CMCD architecture is a large step in the 
direction of increasing the product of power output and frequency for highly 
efficient RF Pas. 
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1.2 Topology Comparison 
 
In this section the differences between linear (Class A and Class AB) amplifiers 
and Class D power amplifiers will be discussed. The main difference between 
linear and Class D amplifiers are the efficiency. This is the whole reason for the 
invention of Class D amplifiers. The linear amplifier is very linear in terms of its 
performance, but it is also very inefficient at about 50% typically for a Class AB 
amplifier, whereas a Class D amplifier is much more efficient, with values in the 
order of 90% in practical designs.  
 
 
 
 
 
 
 
Fig. 1.9 Linear and Class D Amplifier Efficiencies vs Output power 
 
 
Gain with Linear amplifiers is constant irrespective of bus voltage variations, 
however with Class D amplifiers the gain is proportional to the bus voltage. This 
means that the power supply rejection ratio (PSRR) of a Class D amplifier is 
0dB, whereas the PSRR of a linear amplifier is very good (around the 53 – 86 
dB). It is common in class D amplifiers to use feedback to compensate for the 
bus voltage variations. 
 
In linear amplifiers the energy flows is always from supply to the load, and in 
Full Bridge Class D amplifiers this is also true. In this project the Class D 
amplifier is built as half-bridge configuration, it means that the energy flow can 
be bi-directional, which lead to the “Bus pumping” phenomena, which causes 
the bus capacitors to be charged up by the energy flow from the load back to 
the supply. This occurs mainly at the low audio frequencies i.e. below 100Hz. 
 
 
1.2.1 Class A 
 
In a Class A amplifier, the output devices are continuously conducting for the 
entire cycle or in other words there is always bias current flowing in the output 
devices. This topology has the least distortion and is the most linear, but at the 
same time is the least efficient, lower than 20%. 
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1.2.2 Class B 
 
This type of amplifier operates in the opposite way to Class A amplifiers. The 
output devices only conduct for half the sinusoidal cycle (one conducts in the 
positive region, and one conducts in the negative region), or in other words, if 
there is no input signal then there is no current flow in the output devices. This 
Class A, at about 50%, but has some issue with linearity at the crossover point 
due to the time it takes to turn one device off and turn the other device on. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 1.10 Class B push-pull 
 
 
1.2.3 Class AB 
 
This type of amplifier is a combination of the Class A and B, and is currently one 
of the most common types of power amplifier in existence. Here both devices 
are allowed to conduct at the same time, but just a small amount near the 
crossover point. Hence each device is conducting for more than half a cycle but 
less than the whole cycle, so the inherent non-linearity of Class B designs is 
overcome, without the inefficiencies of a Class A design. Efficiencies for Class 
AB amplifiers are, theoretically, about 50%. 
 
As it is said before class D amplifiers offers a higher efficiency than class AB 
amplifiers. Hence if it is more efficient there is less energy lost in heat and the 
temperature of the device is lower. In the next graph we can see the variation of 
power dissipated against the output power of a class D amplifier and a class 
AB. 
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Fig. 1.11 Power dissipated against output power 
 
 
In this graph (fig. 1.3) there are two appreciable advantages of class D 
amplifiers. One is the least energy losses and the low temperature of the 
device. In the next graph there is a test of the two kinds of amplifiers with the 
same characteristics. The test was made with 3 batteries of 1.2V. It is seen that 
class D amplifiers don’t waste as much energy and it translates in a higher life 
for batteries. 
  
 
 
Fig. 1.12 Batteries live test for both amplifiers 
 
 
1.2.4 Class E 
 
An alternative exists to the Class D amplifier scheme, which also results in 
highly efficient switch-mode amplification. The Class E architecture, achieves 
high efficiency by careful shaping of the voltage and current waveforms to 
prevent simultaneous high voltage and high current in the transistor that 
minimizes the power dissipation, especially during the switching transitions. 
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Explicitly, a load network is designed such that the voltage at switching time is 
zero, or very small, and the slope of the voltage waveform is also zero. This 
results in no capacitive discharge loss and zero overlap in the current and 
voltage waveforms. The power dissipated in the switches is 0 hence a high 
efficiency is achieved for other hand the value of elements of the circuit are 
chosen for a determinate duty cycle of the input signal in case the duty cycle of 
the input signal differs from the previous the efficiency of the whole circuit will 
be less than the 100%.  
 
 
 
Fig. 1.13 Class E voltage and current waveforms 
 
 
The most obvious difference in the voltage and current waveforms 
between the Class E and Class D is that the current waveform of the Class E 
amplifier is not square, or even close to being square. By the rules of Class E 
amplifier design, it is not strictly speaking a half-sinusoid. Nevertheless Class E 
amplifiers have been shown to produce high efficiency at high frequencies. 
 
Class E amplifiers have shortcomings with respect to RF amplifiers that must 
simultaneously operate with high efficiency, high output power, and high 
frequency. At high power levels, the cost of transistors is very high, and the full 
utilization of a transistor is critical to making cost efficient amplifiers. A Class E 
amplifier will exhibit an upper limit on its frequency of operation based on the 
output capacitance required for the output matching circuit that produces the 
waveforms described and shown above. Specifically, a Class E amplifier  for 
optimum efficiency requires an upper limit on capacitance Cs. It is related to 
frequency of operation by the following expression: 
 
 
 
    (1.3) 
 
 
 
This places a restriction on the value of CP. If a given transistor has an intrinsic 
capacitance greater than CP,max, it is not useable at the desired frequency. 
This Cs requirement implies that for high power at high frequencies, higher 
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current densities are required, as the cross-sectional area of the switch 
corresponds directly to the device’s intrinsic capacitance. 
 
 
 
Fig. 1.14 Design of Class E amplifier 
 
 
Class E amplifiers are relatively poor at exploiting a switching devices ability to 
produce power, as the waveforms are far from square. 
 
 
1.2.5 Class DE 
 
In the voltage mode of class D amplifiers a little fraction of power is dissipated 
by the output switching capacitors. In the below picture the red signal is the 
output signal of the FET stage and the problem why the capacitors dissipate 
energy is because of the small sine wave that there can be seen during a short 
period.  
 
 
Fig. 1.15 Power Output stage signal (red) 
 
This oscillation during a short period is due to the non discharge of capacitors. 
The solution for this problem is to add a period of time called Dead Time where 
the capacitors are able to discharge over the load. This also introduces a time 
delay in the circuit which is unappreciable and theoretically can achieve 
efficiencies over 99% up from the 86%. 
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Fig. 1.16 DeadTime improves the output waveform 
 
 
1.2.6 Class F 
 
A Class F amplifier is one which is defined as “having a halfwave rectified sine 
wave for its RF current and a maximally flat third harmonically enhanced sine 
wave for its RF voltage” 
 
 
 
Fig. 1.17 Class F waveforms 
 
 
Class F amplifiers are capable of high efficiency (88,4% and 100% if infinite 
harmonic tuning is used). Class F amplifier design is difficult mainly due to the 
complex design of the output matching network. At microwave frequencies, it 
becomes difficult to fabricate Class F amplifiers since capacitors and inductors 
function poorly, and, moreover, because of the trade-off between the maximum 
power efficiency (optimum impedances from load-pull adjustments) and the 
circuit selectivity to remove the odd harmonics. 
 
The ideal Class F architecture when tuned with many harmonics, and when the 
losses in the switch are neglected results into a condition where no overlap of 
voltage and current waveforms take place. Under this condition, no power is 
dissipated in the switching element. 
 
Class F amplifier designs achieve the result by intentionally squaring the 
voltage waveform through controlling the harmonic content of the output 
waveform. This is accomplished by implementation an output matching network 
which provides a high impedance to the odd harmonics and low impedance to 
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even harmonics. This results in a square voltage waveform (ideal switching), 
but blocking the high order harmonics to be transferred to the load, which only 
receives the band around the fundamental. 
 
 
Fig 1.18 Architecture of Class F amplifier 
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CHAPTER 2. THEORETICAL DESIGN 
 
2.1 PWM Stage 
 
In this section there will be explained how to design the PWM signal built in this 
project. 
 
First of all we must generate the triangle wave. As the recommendations say 
this must be of higher frequency than the input signal (approximately ten times 
higher at least) and of higher amplitude than the audio signal (audio signal 
amplitude must be 70% of triangle wave amplitude). 
 
As there is no device which generates a triangle wave or it is hard to find, we 
will do it of two different ways. 
First of all we must look for a clock generator. Multivibrators work for their 
different configurations as monostable and astable. The most common device 
used in both cases has been a NE555, but in this case we need a higher 
frequency. Taking a look in the datasheet it is possible to generate a square 
wave of maximum frequency of 500KHz. 
 
The Astable configuration is one in which setting the right R1, R2 and C1 can 
produces a square wave oscillation of a determinate frequency with a 
determinate duty cycle.  
 
The next picture represents how the pins of a NE555 must be connected to 
perform the right oscillation square wave. 
 
 
 
Fig. 2.1 Astable configuration 
 
 
Taking a look in the equations to make it run properly, the value of components 
differs highly from the theory to the practice. Here down there are the 
expressions for the frequency of oscillation and duty cycle. 
 
           (2.1) 
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   (2.2) 
 
 
 
This next graph is critical to perform the desired frequency since at high 
frequencies the values for the finding of the 3 components becomes a hard 
task. 
 
 
 
Fig. 2.2 Free Running Frequency versus R1, R2 and C1 
 
 
There could be written a full page of different values of components tested and 
with their respective equations but we would skip that. The value of R1= 390Ω, 
R2=120KΩ and C1= 3.3pF generates a frequency oscillation of 320KHz with a 
duty cycle of 50%. 
 
The result waveform is (Supply Voltage of 5V): 
 
 
 
Fig. 2.3 NE555 output waveform 
 
 
At this point we have the previous waveform but yet it is not a triangle wave nor 
the values of amplitudes are bipolar (+5v , -5V). 
 
From here we can follow two different steps in order to perform a right triangle 
wave. 
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2.1.1 STEP 1 
 
The output signal of the NE555 is driven to a comparator where the inverting 
input signal is a continuous voltage of reference which helps us to obtain a 
bipolar signal at the output of same frequency.
 
When Vin+ > Vin- => Vout = + Vcc otherwise Vout = 
 
 
Fig. 2.4 
The last step to generate the triangle signal is to filter this signal through and 
RC design (actually, this is a rough approximation of the triangular signal that 
will be revised below), of this way only half of energy passes through the output 
and forces the input signal to become a triangle wave. In the next step the 
triangle signal will be compared with the audio signal (for creating the PWM 
waveform). 
 
 
 
The time constant of the RC design will have to be approximately the time of 
half cycle of the square wave. Being the time constant or “tau” 
 
 
If the square frequency is 320KHz then the time of a cycle is 3.125
must be of half cycle, so 
capacitors to build this RC filter is not a hard task.
 
 
 
- Vcc. 
 
Two levels output signal  
 
 
 
Fig. 2.5 RC filter 
 
Τ= R·C    
 
 
Τ= 1.5625 µs. To find values of resistors and 
 
 17 
    (2.3) 
µs. The “tau” 
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Fig. 2.6 Triangle wave signal 
 
 
Once the triangle wave is created, this will be compared with the input audio 
signal to create a PWM signal. 
 
In conclusion of this analysis, it wouldn’t have been a problem building a 
triangle wave using this method if it weren’t because of the limitations which 
presents the TL084, which slew rate wouldn’t has been enough high to drive the 
square signal, and the output waveform of the comparator would have seemed 
something else than a clean square waveform. 
 
For the other hand, if the square wave of the NE555 would have been of lower 
frequency such 100KHz there would not have been any problem of slew rate 
and the output signal of the comparator would have been truly an square wave. 
 
There are no more operational amplifiers which slew rates will help in this way 
to build a triangle wave that’s why in the next analysis the limitation of the slew 
rate won’t be any con but pro. 
 
 
2.1.2 STEP 2 
 
In this analysis the output signal of the NE555 is connected to a capacitor of 
47nF in series, of this way the capacitor removes the DC voltage of the square 
signal and changes its amplitude levels of 5V and 0V to 2,5V and – 2,5V. 
 
 
 
Fig. 2.7 Vout is the output signal after removing its DC voltage 
 
 
The next step would be to amplify the square wave and later set an RC filter to 
change the waveform and create a triangle signal. But if we amplify the square 
signal the same error will happen as before (slew rate limitation).  
 
The slew rate limitation though in this case will help us in the way that since the 
TL084 cannot vary that much the differential of amplitude per period of 
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oscillation, the output signal will be the input signal amplified by 3 (as we set the 
resistors) with a triangular waveform due to the limitation of the slew rate.  
 
In conclusion, the limitation set by the slew rate change the input waveform to a 
triangular waveform and there is no need of a RC stage. This signal will be 
driven to a comparator with the normal audio signal to create the pulse with 
modulation signal. 
 
Fig. 2.8 Triangle waveform due to SR limitations 
 
 
2.1.3 PWM Comparator 
 
The picture below corresponds to the typical waveforms of the circuit. In this 
case the comparator is an operational amplifier TL084 and the slew rate 
problem still persists.  
 
 
 
Fig. 2.9 PWM comparator 
 
 
The PWM signal is as shown in the picture although in practice it is not the 
same, a little variation will be seen in the next chapter but the information of the 
input signal will remain in the width of the pulses. 
 
 
 
 
 
 
 
 
 
 
20  Design of a Class D Amplifier 
 
2.2 Power stage 
 
This stage of the circuit must ensure an amplification of the signal while 
preventing a high amount of power dissipated else no efficiency is achieved.  
 
The device used is the IXDD415SI of IXYS. The IXDD415 is a dual CMOS high 
speed high current gate driver specifically designed to drive MOSFETs in Class 
D and E applications. Designed with small internal delays, cross 
conduction/current shoot-through is virtually eliminated in the IXDD415. 
 
This device contains two circuits as the figure 2.11 which can be easily 
activated to work in parallel and provide a higher output current. Each of the 
circuits incorporates two MOSFETs (pmos and nmos) which drive the high side 
and low side of the input PWM signal.  
 
 
 
Fig. 2.10 Pins 
 
 
 
Fig. 2.11 Functional Diagram 
 
 
2.2.1 Datasheet Characteristics 
 
These are the most important electrical characteristics (figure 2.12).  
 
For example if the input frequency is higher than 45MHz the device may stop 
working properly or when Vin is much lower than -5 volts even if the input pulse 
has a duration lower than 5ns. 
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Fig. 2.12 Electrical Characteristics 
 
 
2.2.2 Circuit timing 
 
The IXDD415SI device introduces low rising and falling times (4ns for each) of 
the device. These low rise and fall times contributes to a better quality of the 
input signal. 
 
In the below figure there is an example of the delay between an input pulse of 
minimum width and his respective output. For input pulses of higher widths the 
rise and fall times are not as appreciable like in this case. 
 
 
 
Fig. 2.13 Timing Diagram 
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2.2.3 Power Consumption 
 
For a maximum input frequency of 320KHz the Icc (figure 2.12 red) is 0.15 
Ampers then the power dissipated is very low for a Vcc of 10 volts: 
 
 
Pdis=Vcc ·Icc      (2.4) 
 
 
Pdis= 10V · 0.15 A = 1.5 Watts    (2.5) 
 
 
 
Fig. 2.14 Supply Current versus Frequency 
 
 
Being the power dissipated of 1.5Watts by the device there is no need of setting 
a heat stink since the case of the chip can dissipate a maximum of 12 Watts. 
 
 
 
Fig. 2.15 Supply Current versus Frequency 
 
 
If we would work for video frequencies like 3MHz and 32 MHz for commutation 
frequency then the power dissipated is greater than 40 Watts (figure 2.14 
green), in this case a big heat stink must be placed in the device to lower its 
temperature and it wouldn’t be efficient due to the high losses in heat. 
 
That’s why isn’t viable an amplify class D for high bandwidths unless we find a 
gatedriver with better performance which otherwise would have a high cost.  For 
other hand this gatedriver can be used for video applications but reducing its 
efficiency and increasing the space that the heat stink requieres. 
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2.2.4 Power losses in the MOSFETs 
 
Power lost in output capacitances during switching. The output capacitances 
are very small and can’t discharge properly, this creates a low voltage when 
their respective MOSFETs are saturating. 
 
The IXDD415SI gatedriver doesn’t introduce a deadtime period in which the 
capacitors discharge thus preventing delays in the circuit although decreasing it 
is efficiency. 
 
 
 
Fig. 2.16 Mosfets parasitic capacitances 
 
 
 
  (2.6) 
 
 
The above equation describes the power losses in the parasitic capacitors (C1 
and C2). Vs1 and Vs2 are the small voltage accumulated in the capacitors.  
 
Each of the two MOSFETs are optimized with the same Ron of this way there is 
a better quality for input signals of 50% duty cycle. This Ron also dissipates 
power of the output signal which goes to the load. 
 
 
 
Fig. 2.17 Mosfets output resistances 
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2.2.5 Voltage and Current in the output signal 
 
The next graphic represents the current through the  PMOS and NMOS 
switches when the output signal is driven to a low pass filter. 
 
 
 
Fig. 2.18 Voltage and current waveforms 
 
 
The following equations for the output voltage, current  and power delivered to 
the load are: 
 
 
 =  
4
  cos(! ") (2.7) 
 
 
$% =

 &%
 =  4

&%
cos(! ") 
(2.8) 
 
 
'% =  
,)**+
&%
= (4 )
+ 1
2&%
 
(2.9) 
 
 
 
The efficiency of the circuit will depend on the resistance of the internal 
switches that’s why the output voltage is modified by the next expression. 
 
 =  
4
 
&%
&. + &%
cos(! ") 
(2.10) 
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2.3 Filter Design 
 
As a last stage for the design, a low pass filter is needed before driving the 
PWM signal to the load. The PWM signal carries two fundamental frequencies 
plus the harmonics of this combination. 
 
The low pass filter is built to attenuate all the harmonics and the frequency of 
commutation, that’s why the cut
is the maximum frequency for audio.
 
In this chapter it is going to be b
performance has a great attenuation curve.
 
In order to build the next filter, it has been used an old program (called Filter in 
the MSDOS windows). 
 
The parameters chosen are: Filter Order = 4, Pass band cuto
band ripple 0.5 dB, Gain 0 dB and Chebyshev approximation.
 
 
 
 
 
 
 
 
 
The most similar commercial component values are: L1 = 89
C1 = 1.47µF and C2 = 660nF. These different values will change the
frequency of the filter and 
 
Due to the comparison of the audio signal and the commutation signal a high 
number of harmonics appear. The harmonics and frequency of interests are: F
Ft, Ft - 2Fs, Ft + 2Fs, 2Ft - 
for the triangle signal)
.
 
amplitude of the PWM signal.
 
 
 
 off frequency of it must be of 20KHz because it 
 
uilt a fourth order low pass filter since its  
 
ff = 20KHz, Pass 
 
 
Fig. 2.19 Low Pass Filter 
 
 
µH, L2 = 89
. 
Fs, 2Ft + Fs 2Ft - 3Fs, 2Ft + 3Fs (Fs for input signal and F
The picture below shows the frequencies of higher 
 
Fig. 2.20 Unfiltered spectrum 
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µH,   
 cut off 
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The Fast Fourier Transform (FFT) of the output signal without the filter shows 
the spectrum for an input signal frequency of 20KHz and a commutation 
frequency of 320KHz. 
 
The low pass filter is set in the last stage of the whole circuit to remove all 
others frequencies and harmonics but the input signal.  
 
A LC filter of a determinate cut-off frequency shows an attenuation curve per 
decade. That’s why the commutation frequency must be high enough thus no 
harmonic is below of the 200KHz. If the cut-off frequency was of 10KHz, the 
commutation frequency should be minimum of 120KHz so the first harmonic 
would be in 100KHz and the filter could remove it. 
 
The low pass filter shows a higher attenuation for frequencies superior to the 
200KHz. 
 
An approximate curve of attenuation is shown in the next picture. 
 
 
 
Fig. 2.21 Attenuation curve of the LC filter 
 
 
Of this way and setting an appropriate commutation frequency all the harmonics 
are removed. At the output there is only the audio signal which will be applied to 
the loudspeaker. 
 
 
 
Fig. 2.22 Filtered spectrum 
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In this case and as shown in the last graph all the harmonics are attenuated but 
the audio signal. If more dynamics elements are included then there will be a 
better attenuation curve but they will include a major phase shift of the output 
signal as shown in the next graph. 
 
 
 
Fig. 2.23 Output waveforms for different cut-off frequencies 
 
 
In the last figure there are represented two output signals for different cut-off 
frequencies of the filter. For Vo1 there has been used a better filter but this 
includes a higher phase shift. For Vo2 there has been used a worse filter and 
this can’t remove at all the switching harmonics that’s represented in the 
characterized shape of the waveform although its phase shift is not as high as 
for Vo1. 
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CHAPTER 3. TECHNICAL DESIGN
 
This chapter summarise
graphics taken in the oscilloscope. 
 
 
3.1 PWM Stage 
 
The output signal of the NE555 is a square wave as shown in the next picture.                           
Details of amplitude and frequency are shown
 
 
Fig. 3.1
 
 
The following two graphics are taken following the steps of the chapter 2.1.2. 
 
The picture below shows the square signal after removing its DC voltage by a 
capacitor. 
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s the experimental results of the whole circuit with 
 
 in the right part. 
 
 Output signal of NE555 
 
Fig. 3.2 TL084 input signal   
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The next step is to create a triangle wave. Using the limitation of Slew Rate of 
the TL084 device the square wave is driven into this to create the following 
signal. 
 
 
 
The comparison of the input audio signal and the 
PWM signal. 
 
In the next subchapters the function generator is going to substitute an input 
audio signal of similar characteristics.  
 
 
3.1.1 Input Signal I 
 
Input audio signal of 3.5 Volts of amplitude and 19KHz.
 
 
 
 
Fig. 3.3 TL084 output signal 
 
triangle wave generates a 
 
 
 
 
Fig. 3.4 PWM time graphic 
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For this input signal, the time graphic is an easy visible waveform of pulse width 
modulation since the amplitude of the input signal is lower than the triangle 
wave. The shape of the PWM is characterized by the sine wave (lower 
frequency) modulated by a higher frequency in pulse widths.  
 
 
 
Fig. 3.5 Spectrum of PWM 
 
 
The spectrum graphic shows an accurate distribution of the most important 
frequencies with their respective levels of amplitude. 
 
 
3.1.2 Input Signal II 
 
Input signal of 5 Volts of amplitude and 19KHz. 
 
 
 
Fig 3.6 PWM time graphic 
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The waveform in the figure 3.6 has two important limitations: in the zone of the 
first circle the signal is saturated that’s traduced in a lost of information of the 
audio signal and the pulses of the zone two are of similar width, this doesn’t 
help in a correct filtering or amplifying .  
 
 
 
Fig. 3.7 PWM Spectrum 
 
 
The problem in the time graphic is represented in its spectrum graphic where 
the frequencies of commutation and harmonics aren’t stable (zone 1 and 2) and 
close to the fundamental tone there appear some tones of high amplitude that 
could cause distortion when filtering in the output.      
 
The problem comes from two sources. One is the limitation of the TL084 and 
the other one is the high amplitude of the input signal. 
 
 
3.1.3 Input Signal III 
 
Input signal of 3.5 Volts of amplitude and 20KHz. 
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The graphic time is similar to the one in the chapter 3.1.1 but in the spectrum 
graphic zone 1 it is seen two harmonics ne
frequencies of 40KHz and 80KHz. These harmonics will be a lost in the quality 
of the output signal and they don’t appear when the input signal has an 
amplitude of 3.5 Volts at a frequency of 19KHz.
 
 
3.2 Power Stage 
 
For a better performance of the device and the whole circuit its going to be used 
a sine wave of 3.5volts of amplitude and 19KHz since in the last chapter this 
characteristics of the input signal have offered better quality.
 
In the next graphic is represented t
be seen the output signal is a PWM signal.
 
 
Fig. 3.9 
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Fig. 3.8 PWM Spectrum 
 
ar to the fundamental tone, with 
 
 
he output signal of the IXDD415SI. As it can 
 
 
Output signal of the power stage 
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The graphic below shows a clean spectrum for the output signal.  
 
 
 
Fig. 3.10 Output signal spectrum of the power stage 
 
 
The signal of the next figure (3.11) is one in which the input signal has an 
amplitude of 5 Volts instead and a frequency of 19KHz. 
 
It is appreciable that there is lost information in the empty space (marked as a 
red arrow). This is due to the higher amplitude of the audio signal. This effect is 
shown in the chapter 3.1.2 figure 3.6 in the input signal of the power stage. 
 
 
 
Fig. 3.11 Output signal of the power stage 
 
 
In the time graphic the lost of information (or lost of quality) generates a higher 
level of noise and visible harmonics next to the audio frequency (red arrow in 
the spectrum graphic). This lost of quality makes that the frequency of 
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commutation is now of 33.6 dBV instead of 36.4 dBV but the amplitude of the 
audio signal hasn’t been affected.  
 
 
 
Fig. 3.12 Output signal spectrum of the power stage 
 
 
3.3 Filter Stage 
 
This is the last stage of the circuit where the audio signal is filtered from the 
amplified PWM signal without connecting a loudspeaker at the end of the circuit. 
 
For the next time and frequency graphic the input audio signal has been of 3.5 
Volts of amplitude at a frequency of 19KHz. 
 
 
Fig. 3.13 Filtered Audio signal  
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Fig. 3.14 FFT of the audio signal  
 
 
The waveforms in the figures 3.13 and 3.14 show a great filtered of the 
commutation frequency and harmonics. 
  
For the next time and frequency graphics the audio signal has been of 5 Volts of 
amplitude at a frequency of 19KHz. 
 
 
 
Fig. 3.15 Filtered Audio signal  
 
 
 
 
Fig. 3.16 FFT of the audio signal 
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The spectrum and time graphic are very clear, representing a pure sine wave 
and a fundamental tone of 19KHz.
 
The difference between using a sine wave of 3.5 volts and 5 volts of amplitude 
is shown in the figure 3.16 where in the zone 1 there appear 
amplitude near to the fundamental
 
3.3.1 Fourth order Low Pass
 
So far there have been applied a sine wave of 19KHz
amplitude in order to test the different stages of the circuit. In this section there 
will be compared the different response of 
audio frequencies (using the function generator as Vin
 
The next signals are measured at the output of the filter in the oscilloscope.
 
 
Table 3.1 Time graphic for output filtered signal with and wit
 
Frequency Without Loudspeaker
 
 
1KHz 
5.84 Vpp
 
 
 
3KHz 
3.22 Vpp
 
 
 
5KHz 
1.96 Vpp
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 tone of 19KHz. 
 Filter Response 
 and 3.5 Volts of 
filter for input signal
). 
hout loudspeaker
 Frequency With Loudspeaker
 
 
 
 
2KHz 
1.04 Vpp
 
 
 
 
- 
 
 
 
 
 
- 
 
tones of low 
s of different 
 
 
 
 
 
 
 
- 
 
 
 
- 
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10KHz 
1.14 Vpp
 
 
 
15KHz 
0.968 Vpp
 
 
 
19KHz 
1.096 Vpp
 
 
 
25KHz 
2.52 Vpp
 
 
 
32KHz 
0.490 Vpp
 
 
These are the output signal
them are attenuated more than 3dB 
displace the cut off frequency
 
Being the input signal of an amplitude of 
with the loudspeaker at 20KHz o
for inputs frequencies of 20KHZ
between 2KHz and 14KHz.
 
 
 
 
 
 
14KHz 
1.04 Vpp
 
 
 
 
20KHz 
0.552 Vpp
 
 
 
 
26KHz 
0.640 Vpp
 
 
 
 
32KHz 
0.520 
 
 
 
 
43KHz 
0.160 
s obtained with this filter. It is seen that 
since the use of commercial
 of the theoretical filter. 
7.87 dBV and the output 
f -14.2dBV, the attenuation is then of 22.07 dB
 and -16.56 dB for all the input frequencies 
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CHAPTER 4. POWER MEASUREMENTS 
 
A loudspeaker has been put in the final circuit. This loudspeaker has a power 
dissipation of 0.2 watts and an internal resistance of 8 ohms.  
 
 
 
Fig. 4.1 Final circuit in a Protoboard 
 
 
For the experimental results there have been used a sine wave of 19KHz and 
3.5Volts of amplitude. 
 
The total power consumption by the circuit is (experimental):  
 
 
Pcon=Vcc ·Icc     (4.1) 
 
 
            Pcon= 10V · 0.17 A = 1.7 Watts                (4.2) 
 
 
 
4.1 Theoretical Results 
 
The maximum efficiency of the circuit is given by the next expression (where the 
switches resistances are very important). 
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0 =  12,344 
5 62
12,344 5 (678962)
= 62678962     (4.3) 
 
 
0 =  12,344 
5 62
12,344 5 (678962)
= :;9: =  88.8%    (4.4) 
 
 
The maximum power delivered to the load is (theoretical result): 
 
 
'% =  
>7,3445
62
= (?@    
62
678962
)+ ;+62    (4.5) 
 
 
'% =  
>7,3445
62
= (?@  10 
:
;9:)
+ ;
+·: = 8B                                          (4.6) 
 
 
 
4.2 Experimental Results 
 
The whole circuit built hasn’t been tested during much time but it has been built 
up to the power stage having the next output graphic. 
 
 
 
Fig. 4.2 Spectrum at the output of the power stage 
 
 
The attenuation of an input frequency of 19KHz and 3.5 Volts of amplitude is 
approximately of 22.07 dB with a loudspeaker in the output (see chapter 3.3.1). 
 
 
CDEFG)HI)J(KL) =  35.5KL − 22.07 KL = 13.43KL  (4.7) 
 
40  Design of a Class D Amplifier 
 
   
)**,CDEFG)HI)J = 4.7     (4.8) 
 
 
'CDEFG)HI)J =  ?.Q
5
: = 2.76 BS""T     (4.9) 
 
 
 
For input signals between 2KHz and 14KHz the filter attenuation is of 16.56dB 
then the output power is: 
 
 
CDEFG)HI)J(KL) =  35.5KL − 16.56 KL = 18.94KL  (4.10) 
 
   
)**,CDEFG)HI)J = 8.85     (4.11) 
 
 
'CDEFG)HI)J =  :.:V
5
: = 9.79 BS""T    (4.12) 
 
 
  
Efficiency is then: 
 
 
0 =  WX7YZ[\3]^3_(>·`)9Wa78 =  
b.Qbc
d;e>· fghiΩkfΩl9 ;.Qc
=  76.41%   (4.13) 
 
 
The main problem of all of these is that the maximum power dissipated by the 
loudspeaker is of 0.2W while the Power on these can be of 9.79 Watts. The 
others 9.59 Watts would have been transformed in heat losses and it makes the  
whole circuit to enter in a curt circuit (as tested) or could damage the 
loudspeaker and the previous devices (as tested). I have broken four IXDD415 
devices during the tests. 
 
The solution would be to set a loudspeaker of 8 ohms with a power dissipation 
greater than 9.79 Watts. Nevertheless the audible frequencies in the 
loudspeaker sound amplified (although as it is said the whole circuit has only 
been connected during some seconds). 
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CHAPTER 5. CONCLUSIONS 
 
The knowledge obtained in the realisation of this TFC has been experimental 
and theoretical. 
 
The theoretical knowledge have contributed on the way to understand how the 
amplifier D works and it is existence, which are the topologies used to build 
audio amplifiers and other RF designs. I have learnt how to design different 
stages of the circuit especially two of them.  
 
I have learnt one new modulation (Pulse width modulation) and how to create 
this, and the most important, the Power stage which has introduced me in the 
understanding of power consumption, power dissipated, power delivered and 
efficiency. I have invested a lot of time in how do the Gatedriver works, 
MOSFET nmos and pmos, the CMOS signals and a higher understanding of the 
characteristics of transistors. 
 
I wasn’t sure if I needed a heat stink in the circuit but I have invested time in 
how to design one for the IXDD415 device due to high temperature at high 
frequencies. Since this design works for audio frequencies there haven’t been 
needed a heat stink since the power dissipated is very low. 
 
An important part of this project is linked with the experimental results of the 
circuit visualized in the time and FFT graphics in an oscilloscope. I have learnt 
to  measure the quality of each output signal in each device which has been 
critical to determinate the quality of the whole process as for the final output 
signal. 
 
The experimental results have given me an approach to the real work for 
building a final telecommunication product. 
 
I have had to use the software PCAd2002 (a PCB program designer). It has 
been necessary for setting a device in the protoboard which package is a 
SOL28. 
 
An important part of conclusions are resolved in the chapter 4. 
 
A development of this TFC could be done if instead of working for audio 
frequencies we would work for higher bandwidths although in this case there 
should have been chosen other devices like a better gatedriver which doesn’t   
have had that much losses at high frequencies. 
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